

Project 1: Create Your Own WIMP51 Version

Objectives:

Objectives were to create a version of WIMP51 processor in Quartus II which would include new instruction set, leaving the basic architecture of the processor intact. The instruction set assigned was CLRB A and SETB A, or clear bit in the accumulator and set bit in the accumulator, respectively.

Preliminary Analysis:

Both, CLRB A and SETB A were two byte instructions. The operational code (op-code) for CLRB A was C2 expressed in hexadecimal numbers (11000010 in binary) and SETB A was D2 in hexadecimal numbers (11010010 in binary). The op-code was stored in the instruction register (IR) had to store the op-code. Both instructions were two bytes of information. The first byte of information was passed into the instruction register and the second byte of information was passed into the accumulator.

It was decided to use a way similar to op-code to store the op-code in the accumulator. The op-code was stored in the accumulator and the register was used to store the op-code. The register was used to store the op-code and the accumulator was used to store the op-code. The register was used to store the op-code and the accumulator was used to store the op-code.

for cycle pattern to be copied to the new instruction set. Table 1 (below) described cycle pattern, or the register states and values contained for different cycles of Wimp51: fetch, decode, and execute, during the MOV A,#dd instruction set.

						EXECUTE	
IR_WE	ON					74	IR
REG_WE	OFF					xx	REG_TOP
AUX_WE	OFF					dd	AUX
PC_WE	OFF					↑	PC_ALU/PC
ACC_WE	OFF	xx	OFF	xx	ON	dd	ACC

Table 1. Register states and values for different cycles during MOV A,#dd instruction

From the preliminary analysis, it was determined that only instruction register write enable logic (IR_WE) was needed to be in the ON state. Thus, the instruction register (IR) was in the ON state. During decode and execute cycles, the IR value was 74H. Program counter (PC) was increased in the decode cycle.

cycle. Thus, the PC...
#dd to be move...
enable logic (AU...
the execute cyc...
allowed for the...
was again incre...

From the...
the new instructi...
Hence the logic...



er. This memory register stored the value...
decode cycle the auxiliary register write...
yte #dd was stored in the AUX register. In...
e (ACC_WE) was in the ON state. This...
t, to be moved in to the accumulator. PC...
xt op-code.

on and the register states, it was obvious...
ite enable logic states for the same cycles...
B A should have been as shown in table 2.

IR_WE
REG_WE
AUX_WE
PC_WE
ACC_WE

Table 2.

EXECUTE		
OFF	C2	IR
OFF	xx	REG_TOP
ON	0d	AUX
ON	↑	PC_ALU/PC
ON	dd	ACC

cycles during CLR B A instruction

Instruction Set Modifications:

The instructions added were CLR B A, with an op-code C2 in hex or 11000010 in binary, and SET B A, with an op-code D2 in hex or 11010010 in binary. It was obvious these two were different only in bit-4. Hence, the modifications were same throughout most of the processor for both op-codes, except in the end where the chosen bit was either cleared (set to 0) or set to 1.

Instruction Register Modifications

The instruc...
OFF state for all c...
or IR_WE logic. I...
was kept there all...
decode and execut...

Register Top Mod

No modifi...
R0 to R7 were not...

Auxiliary Register

Auxiliary r...
However, auxiliar...
In its original ve...
expressed as followd:



and in the...
ide for IR...
This code...
ing both,

sters from

structions...
op-codes...
ave been

AUX_W






Figure 1. Original AUX_WE logic

Modified AUX_WE included C2 and D2 op-codes, where the AUX_WE was set to ON state for these two op-codes. The logic was changed to:

$$AUX_WE = (Dec_6 \cdot (Dec_0 \vee Dec_1 \vee Dec_2 \vee Dec_3 \vee Dec_4 \vee Dec_5 \vee Dec_6 \vee Dec_7)) \vee (Dec_0 \vee Dec_1 \vee Dec_2 \vee Dec_3 \vee Dec_4 \vee Dec_5 \vee Dec_6 \vee Dec_7) \cdot (Dec_0 \vee Dec_1 \vee Dec_2 \vee Dec_3 \vee Dec_4 \vee Dec_5 \vee Dec_6 \vee Dec_7)$$




Figure 2. Modified AUX_WE logic

Program Counter Modifications

Since the new instructions were two byte long PC_ALU and the PC_WE had to be modified to accept new instructions. After the fetch cycle, where the op-code was stored in the IR, the PC had to be increased in the decode cycle to point at the second byte of the instruction. The second byte contained the information on the accumulator byte to be cleared or set. This

second byte was stored again in the execute cycle

As shown in figure 3, the original priority encoder logic. The original

$$A = \overline{Q1} \cdot Q0 + Q1 \cdot \overline{Q0}$$

The PC was increased

the inputs to the priority

$$\cdot \overline{IR3} \cdot \overline{IR2} \cdot \overline{IR1} \cdot \overline{IR0}$$





Figure 3. Section of the original PC_ALU



the modified PC_ALU

The modified version of the PC_ALU was shown in figure 4. After the analysis of the equation for the original PC_ALU, it was determined that the output was zero for the fetch cycle (since Q1=0) and one for the execute cycle (since Q1=1). During the execute cycle the output was one for the 74H (MOV) instruction. This modification to the A-section logic was changed to:

$$A_{modified} = A \cdot \overline{IR0}$$

The modified PC_ALU A-section was set to high for the execute cycle, just as for the MOV A,#dd instruction. No other modifications in the PC_ALU were necessary.

Original PC_WE logic was setup to be in the ON state for decode cycle and for only certain instructions in the execute cycle. This was shown in figure 5 (below). Modified PC_WE was setup with additional logic so it would include instructions C2 and D2 in the execute cycle. The logic added was shown below:

$$PC_WE_m = [Redacted] \cdot \overline{IR0}$$




Figure 5. Original PC_WE logic




Figure 6. Modified PC_WE logic

Arithmetic-Logic Unit Modifications

Lastly, but most importantly, ALU was modified. First, two new inputs were added to the ALU, IR1 and IR0 in order for instructions C2 and C3. MUX logic was added, which bit was to be selected from the accumulator was the only difference between the two instructions (the IR4 bit was 0 for C2 and 1 for C3). AUX_REG0, AUX_REG1, and AUX_REG2 were modified.




Figure 9. Modified ALU (left) and added SET_CLR_PASS_ACCUMULATOR logic (right)

Logic circuit of the new instructions was shown in figure 10. The logic was enabled if either C2 or D2 input was fed from the instruction register. The enable signal was active low, and its value was determined by the IR4 bit. If the enable signal was zero, the input from the instruction register was just passed to the output without changes to any of the bits.

$$Enable = \overline{IR4}$$




Figure 10. SET_CLR_PASS_ACCUMULATOR logic

The inside of the SET_CLR_PASS_ACC symbol file was shown in figure 11. It was noticeable the logic consisted of: accumulator inputs, 3:8-decoder, and eight 2:1 MUX logic units. The accumulator inputs were fed into the MUX units, where they were passed or changed. Decoder was used to determine the bit to be changed, by setting the input S0 of one of the MUX units to one. All the other would have input zero. Table 3 presented the logic behind the decoder. As explained before, if the enable input was set to one (using instruction register), the inputs of the auxiliary register decided which S0 input of the MUX units was set to high. Same unit changed the accumulator bit to one or zero, depending on the IR4 bit. Figure 13 showed the decoder logic. Lastly, 2:1 MUX units either passed or changed the accumulator bit. Logic was shown in figure 12 below.




Figure 11. Inside the SET_CLR_PASS_ACC logic

$$Z = A \cdot \overline{S0} + B \cdot S0$$




Figure 12. MUX 2:1 logic

Enable	A	S0								
		b4	b3	b2	b1	b0				
0		0	0	0	0	0				
1		0	0	0	0	1				
1		0	0	0	1	0				
1		0	0	1	0	0				
1		0	1	0	0	0				
1		1	0	0	0	0				
1		0	0	0	0	0				
1	1	1	1	0	0	1	0	0	0	0
1	1	1	1	1	1	0	0	0	0	0

Table 3. Decoder 3:8 of the SET_CLR_PASS_ACC logic




Figure 13. Decoder 3:8 logic

Besides already described SET_PASS_CLR_ACCUMULATOR logic circuit, two more were added to the ALU, as presented in figure 14. These were used in order to keep the existing instructions unaffected and to prevent any overlapping of the new instructions with existing ones. Same 2:1 MUX units, shown in figure 12, were used to determine if the input from SET_PASS_CLR_ACCUMULATOR logic were used, or if the old accumulator output logic was used. This was decided using LOG_SETBA_CLRBA logic unit, shown in figure 15. Boolean logic of that circuit was shown below.




Figure 14. Inside the modified ALU




Figure 15. LOG_SETBA_CLRBA unit



Testing the Modified WIMP51:

Three different programs were used in testing the modified WIMP51 processor. All three tested programs have given satisfactory (expected) results. First one used was to test the CLR B A instruction. This program was used to load hex number FF into the accumulator and then clear its bits one by one. The program was given here:

CLR B A Test Program

PC	OP-CODE		
00	74	MOV A, #FF	;Store FF into accumulator, ACC=FF
01	FF		;ACC=FF
02	C2	CLR B A, #00	;Clear bit 0 of the accumulator
03	00		;ACC=FE
04	C2	CLR B A, #01	;Clear bit 1 of the accumulator
05	01		;ACC=FC
06	C2	CLR B A, #02	;Clear bit 2 of the accumulator
07	02		;ACC=F8
08	C2	CLR B A, #03	;Clear bit 3 of the accumulator
09	03		;ACC=F0
0A	C2	CLR B A, #04	;Clear bit 4 of the accumulator
0B	04		;ACC=E0
0C	C2	CLR B A, #05	;Clear bit 5 of the accumulator
0D	05		;ACC=C0
0E	C2	CLR B A, #06	;Clear bit 6 of the accumulator
0F	06		;ACC=80
10	C2	CLR B A, #07	;Clear bit 7 of the accumulator
11	07		;ACC=00
12	80	SJMP rel	;Jump back to here
13	FE		

Second testing program, shown below, was used to load hex number 00 into the accumulator and then set its bits one by one, thus ending with the accumulator value of FF. The program was given here:

SET B A Test Program

PC	OP-CODE		
00	74	MOV A, #FF	;Store 00 into accumulator, ACC=00
01	00		;ACC=00
02	D2	SET B A, #00	;Set bit 0 of the accumulator
03	00		;ACC=01
04	D2	SET B A, #01	;Set bit 1 of the accumulator
05	01		;ACC=03

06	D2	SETB A, #02	;Set bit 2 of the accumulator
07	02		;ACC=07
08	D2	SETB A, #03	;Set bit 3 of the accumulator
09	03		;ACC=0F
0A	D2	SETB A, #04	;Set bit 4 of the accumulator
0B	04		;ACC=1F
0C	D2	SETB A, #05	;Set bit 5 of the accumulator
0D	05		;ACC=3F
0E	D2	SETB A, #06	;Set bit 6 of the accumulator
0F	06		;ACC=7F
10	D2	SETB A, #07	;Set bit 7 of the accumulator
11	07		;ACC=FF
12	80	SJMP rel	;Jump back to here
13	FE		

The last test program was used to make sure no other instructions were affected by the modifications. This program was given here:

CLRBA and SETB A Test Program

PC	OP-CODE		
00	74	MOV A, #FF	;Store 01 into accumulator, ACC=01
01	01		;ACC=01
02	F8	MOV R0,A	;R0=ACC=01
03	38	ADDC A,R0	;ACC=ACC+R0=02
04	D2	SETB A, #03	;Set bit 3 of the accumulator
05	03		;ACC=0A
06	F9	MOV R1,A	;R1=ACC=0A
07	C4	SWAP A	;Swap upper and lower and upper nibble, ACC=A0
08	C2	CLRB A, #05	;Clear bit 5 of the accumulator
09	05		;ACC=80
0A	FA	MOV R2,A	;R2=ACC=80
0B	80	SJMP rel	;Jump back to here
0C	FE		

Conclusion:

In this project WIMP51 processor was modified and tested on the Altera board. The task was to add two more instructions, CLRB A and SETB A, which would access accumulator and clear or set one bit at the time. This was done by modifying: auxiliary register and its write enable logic, program counter ALU and the program counter write enable, accumulator write enable logic, and the ALU. These modifications were tested using three different programs, which have given expected results, thus proving the functionality of the modified WIMP51.