

## Project 1 Report: WIMP51 “The Extended” Version

The goal of this project was to increase the functionality of a program named WIMP51. The original WIMP51 is a program that simulates thirteen different functions of an 8051 microprocessor. Table 1 in appendix A lists those functions. The extended version of WIMP51 has 5 extra functions that manipulate the accumulator: rotate right (RR), rotate right through carry (RRC), rotate left (RL), rotate left through carry (RLC), and Complement (CPL). In order to achieve this goal changes had to be made to the AUX write enable, the PC write enable, and the ALU.

First, the AUX write enable, which previously excluded only SWAP A, CLR C, and SETB C during the execute or decode cycles, was changed to also exclude RR, RRC, RL, RLC,

and CPL. The original logic for the AUX write enable was  $(\overline{IR7} \cdot \overline{IR6} \cdot \overline{IR5} \cdot \overline{IR4} \cdot \overline{IR3})$ . The new logic for the AUX write enable is  $(\overline{IR7} \cdot \overline{IR6} \cdot \overline{IR5} \cdot \overline{IR4} \cdot \overline{IR3} \cdot \overline{IR2})$ .

Next the PC write enable needed to be altered. This is because the simplified code of the ADDC matched the original code. The original code for the PC write enable was  $(\overline{IR3} \cdot \overline{IR2} + \overline{IR3} \cdot \overline{IR4})$ .

The PC write enable was changed to  $(\overline{IR3} \cdot \overline{IR2} + \overline{IR3} \cdot \overline{IR4})$ . This can be seen in the truth table below.

Next, The major changes came in the ALU. The LA select of the ALU needed to have a

larger priority encoder was  
increased used to  
control was lled  
CPL. The the  
updated LA select.

The next part in the ALU to change was the 4 to 1 MUXs. More functionality means

bigger MUXs. Figure 4  
shows the ALU was implemented through a  
not gate EL block  
needed to be coded as 1 at  
line I\_6. implemented  
accumulator the  
accumulator the rotating bits are  
rotated the 8:1 MUXs is  
the line n the  
L\_A\_SEL block n shares this

opcode, these bits are all that is required to set I\_4 of the priority encoder high, and select MUX  
4. For the instructions RL, and RLC MUX 5 is the line that connects the bits rotating left. Inside  
the L\_A\_SEL the Opcode 001 is decoded and set to I\_3 since this is also the Opcode for the  
instructions RL, and RLC this can be anded with not IR2, and  $\overline{IR3}$ . So that I\_5 will not go high  
when the ADDC instructions are performed. The rest of the L\_A\_SEL block can remain the  
same for I\_3, I\_2, and I\_1. Since the MUX lines that they select have not been changed.

Original  
rotated into the  
the RLC instructi  
the execute cycl  
pass into carry a  
placed after the  
when the Carry

A 4:1 M priority encoder was used for the select

lines. The input to the mux 0,1, 2, and 3 line is Cout from the adder, and either clear or set C for  
I\_1, the

then th  
is the s  
is perfe  
instruc  
the car  
0011 0  
the Car  
000 wh

active  
opcode  
en RL  
and  
ction  
uts to  
opcode  
Flag.

Appendix A – Instruction Set & Test Programs

Table 1 – Instruction set for WIMP51 Extended

MOV	A,#D	01110100	ddddddd
ADDC	A,#D	00110100	ddddddd
MOV	Rn,A	1111nnn	
MOV	A,Rn	11101nnn	
ADDC	A,Rn	00111nnn	
ORL	A,Rn	01001nnn	
ANL	A,Rn	01011nnn	
XRL	A,Rn	01101nnn	
SWAP	A	11000100	
CLR	C	11000011	
SETB	C	11010011	
SJMP	Rel	10000000	ddddddd
JZ	Rel	01100000	ddddddd
RR	A	00000011	
RRC	A	00010011	
RL	A	00100011	
RLC	A	00110011	
CPL	A	11110100	

Appendix A – Instruction Set & Test Programs

Table 2 – Test Program 1 (all but JZ)

PC	Machine code	Instruction	Accumulator
00	74	MOV A,#99H	
01	99		99
02	03	RR A	CC
03	C3	CLRC	
04	34	ADDC #40H	
05	04		D0
06	23	RL A	A1
07	F8	MOV R0,A	
08	38	ADDC A, R0	42
09	F9	MOV R1,A	
0A	13	RRC A	A1
0B	D3	SETC	
0C	33	RLC A	43
0D	E8	MOV A,R0	A1
0E	F4	CPL A	5E
0F	C4	SWAP A	E5
10	49	ORL A,R1	E7
11	58	ANL A,R0	A1
12	68	XRL A,R0	00
13	80	SJMP STOP	
14	FE		

Table 3 – Test Program 2 JZ


PC	Machine Code	Instruction	Accumulator
00	74	MOV A,#00H	
01	00		00
02	60	JZ	
03	03	03	
04	XX	XX	
05	XX	XX	
06	XX	XX	
07	80	SJMP STOP	
08	FE		

Appendix B – Block Diagrams

Figure 1 – AUX Write Enable




Figure 2 – PC Write Enable



Appendix B – Block Diagrams

Figure 3 – LA Select



Appendix B – Block Diagrams

Figure 4 - ALU

