CpE 213: Digital Systems Design Project 1: WIMP51 Modification

3/20/14

Table of Contents

Introduction	3
Part 1: SUBB	3
Part 1a: Add/Sub Structure	3
Part 1b: Handling the Carry Bit	6
Part 1c: Write Enables and Timing	8
Part 1ci: Program Counter Write Enable	9
Part 1cii: AUX Write Enable	10
Part 1ciii: ACC Write Enable	11
Part 1civ: Carry Write Enable	12
Part 1cv: Register Bank Input Enable	13
Part 1cvi: L_A_SEL	14
Part 1cvii: PC_ALU	15
Part 2: NOP	15
Conclusion:	17
Appendix A: Modified Instruction Set	
Appendix B: Sample Codes	19
Check MOV, JZ, SJMP:	19
Check Logic Operators:	19
ADDC Check:	20
SUBB Check:	20
NOP Check:	20

pre-

ister

on unit

CC) and

ly three

vould be

to pass

t the right

and

Introduction:

The Weekend Instructional Microprocessor, or WIMP51 for short (51 being a reference to the popular 8051 line of 8 bit microcontrollers), was created for use in undergraduate environments to help introduce the concepts of computer organization. The original design was crafted in VHDL, a high-level programming language, which physically changes how hardware operates. The original design, however, was not made available to us, and had to be recreated. This was done using Quartus II Web Edition 9.1 sp2. Quartus, though capable of both VHDL and Verilog (another HDL), has a built in Block Editor that allows the same creative process as using VHDL but by drawing connections visually rather than typing them in. The processor was created with a restricted set of operations, all of which requiring 3 clock cycles maximum to complete. The goal of this project was to give students a better understanding of the inner workings of the WIMP51, as well as allowing them the ability to create new instructions for the Microcontroller. The instructions I have chosen to add are the subtraction instructions SUBB A,#D , SUBB A,Rn , and NOP.

Part 1: SUBB

The subtraction commands are a useful portion of any Microcontroller instruction set, allowing for new possibilities for creating counters and a more efficient way to perform subtraction. Binary subtraction in its most basic form is binary addition where one of the two numbers has been modified using the twos

compliment. Though existing network of already takes incom adds them bit by bit (ADDC A,Rn), thus the major challenges in able to switch betwo through untouched, ensuring that the inst time.

Part 1a: Add/Sub Structure

A common	ontrol signal.
When the c	d when the
control sign	it of the input
signal perfo	



Figure 1 - Changes To Adder Structure (part 1)



Figure 2 - Changes to Adder Structure (part 2)

This solution fit well with the task at hand, so it was used as my implementation method. The control signal is generated using the Instruction code pulled in to the Arithmetic Logic Unit (ALU) and is decoded from it.

IR7 IR6 IR6 Subtract_Enable Figure 3 - Subtract Enable Instructions This decoder to be most cignificant nibble (balf bute), which is enable to mu subtraction instructions in our current control turns c uts high, the e unit is to act as if the su generated in t			
IR7 IR6 IR6 Information Instructions in structions uts high, the e unit is to a ct as if the su generated in t IR6 Information Instruction AND gate		· · · · · · · ·	
IN7 IN7 IN8 IN7 Subtract_Enable Figure 3 - Subtract Enable This decoder to kee the most significant nibble (balf bute), which is specific to mu subtraction instructions in our current us high, the control turns c act as if the su generated in t AND gate			
IR6 IR6 IR6 Intervention IR6 Intervention IR6 Intervention IR6 Intervention IR6 Intervention Intervention Intervention In	. IR7		
IB8 IB8 IB8 IB8 IB8 IB8 Figure 3 - Subtract Enable This decoder to be most significant nibble (balf bute), which is specific to my subtraction instructions in our surrent control turns case if the sugenerated in t act as if the sugenerated in t			
IR8 Fut Subtract_Enable Figure 3 - Subtract Enable Figure 3 - Subtract Enable This decoder takes the most significant nibble (half bute), which is specific to my subtraction instructions in our current control turns case if the sugerent of the sugerent o		•••••	
Figure 3 - Subtract Enable This decoder to kee the most significant nibble (balf bute), which is specific to mu subtraction instructions in our current control turns c act as if the su generated in t AND gate			
Figure 3 - Subtract Enable Figure 3 - Subtract Enable This decoder to kee the most significant nihble (half bute), which is encodifie to my subtraction instructions in our current uts high, the e unit is to act as if the su generated in t	. IR6		
Figure 3 - Subtract Enable This decoder takes the most significant nibble (half bute), which is specific to mu subtraction instructions in our surrent suts high, the subtract as if the subtract as if the subtract of the su			- Subtrat Earla
Figure 3 - Subtract Enable This decoder takes the most cignificant nibble (balf bute), which is specific to my subtraction instructions in our surrent control turns c act as if the su generated in t AND gate			Supriace_maple
Figure 3 - Subtract Enable This decoder to the most significant nibble (half bute), which is specific to my subtraction instructions in our surrent control turns c act as if the su generated in t AND gate			
Figure 3 - Subtract Enable This decoder to the most significant nibble (half bute), which is specific to my subtraction instructions in our current control turns c act as if the su generated in t	. IR5		
Figure 3 - Subtract Enable This decoder takes the most significant nibble (balf bute), which is specific to my subtraction instructions in our current control turns c act as if the su generated in t		· · · · · · · · · · · · · · · · · · ·	
Figure 3 - Subtract Enable This decoder to be most significant nibble (half bute), which is specific to my subtraction instructions in our current control turns c act as if the su generated in t			
Figure 3 - Subtract Enable This decoder takes the most significant nibble (half bute), which is specific to my subtraction instructions in our current control turns c act as if the su generated in t			
Figure 3 - Subtract Enable This decoder takes the most significant nibble (half bute), which is specific to my subtraction instructions in our current control turns c act as if the su generated in t	· 184		
Figure 3 - Subtract Enable This decoder takes the most significant nibble (half bute), which is specific to my subtraction instructions in our current control turns c act as if the su generated in t		• • • • • • • • •	
Figure 3 - Subtract Enable This decoder takes the most significant nibble (half bute), which is specific to my subtraction instructions in our current control turns c control turns c act as if the su generated in t			
Figure 3 - Subtract Enable This decoder takes the most significant nibble (half bute), which is specific to my subtraction instructions uts high, the control turns c act as if the su e unit is to generated in t AND gate			
Figure 3 - Subtract Enable This decoder takes the most significant nibble (half bute), which is specific to my subtraction instructions in our current control turns c uts high, the control turns c act as if the su generated in t			
This decoder takes the most significant nibble (half bute), which is specific to my subtraction instructions in our current control turns c act as if the su generated in t	Figure 3 - Subtract Enal		
This decoder takes the most significant nibble (half bute), which is specific to my subtraction instructions in our current control turns c act as if the su generated in t	0		
This decoder takes the most significant nibble (half bute), which is specific to musubtraction instructions in our current control turns c act as if the su generated in t			
in our current control turns c act as if the su generated in t AND gate	This decoder takes	the most significant nibble (half byte), which is specific to my subtraction	n instructions
in our current uts high, the control turns c e unit is to act as if the su generated in t AND gate	This decoder t		i ilisti uctions
In our current uts nigh, the control turns c e unit is to act as if the su r instruction generated in t AND gate	· · · · · · · · · · · · · · · · · · ·		معالم ماد ماد م
control turns c e unit is to act as if the su r instruction generated in t AND gate	in our current		uts nign, the
control turns d e unit is to act as if the su r instruction generated in t AND gate			
act as if the su r instruction AND gate	control turns d		e unit is to
act as if the su generated in t AND gate			
generated in t	act as if the su		rinstruction
generated in t AND gate	act as if the su		
AND gate AND gate			
	generated in t		AND gate

with the output from the Carry Multiplexer as explained in the next section and passed to the XOR gates as a control signal.



Part 1b: Handling the Carry Bit

again allowing for the ex Another significant porti ruction itself. The instruction de the code bank or register, and CY le, as only one subtraction needed more difficult. To handle this d output of the first adder. This seco rform the ith the carry subtraction regard ic main adder using the sul instructions such as add e two conditions for SUBB. The ch handle logic and addition select et. By definition, the carry f zero if the bl the answer is positive. To ac carry output. If the carry therwise the carry is passed throu her or not the second adder is outp Finally, to handle the situ subtraction, we created cycle that whether is used as a control signa

to perform an inversion. As shown in the above picture, a wire is bypassing the AND gate and connects directly to the output of the multiplexer. This wire connects to the carry in bit of the 8 bit ripple adder,

via adder or hardware error will not impact the instruction.



Figure 5 - Carry Swap Select Changes. Added Carry_F.

Part 1c: Write Enables and Timing

The most difficult of this project was making sure that the WIMP51 did not activate a portion of hardware that was not meant to be used at that particular point in time. To do this, a chart was created for each subset of instructions and each write enable was listed for each portion of the clock cycle. Using this, it was clear which sections of the hardware I would need to modify. These portions were the Write Enable for the Program Counter (PC), the AUX Write Enable, the ACC Write Enable, the Carry Write Enable, and the Register Bank Input Enable.



Figure 6 - ENABLE Chart

Other structures that needed to be modified included the L_A_SEL block from the ALU and the portion of the Program Counter ALU that handled two byte instructions.

Part 1ci: Program Counter Write Enable

The Program Counter Write Enable handles the conditions in which the PC needs to update. Each struction Degister during the Estab Cycle and thus the DC in instruction is moved intertee in ts to the next location at the the PC_WE on for longer. The eeded to perform the instructi cle. One of the subtraction the d PC open during the exec through a 3-to-8 decode host significant bit and the in wo byte instruction but not SUBB A,#D -> 10010100 SUBB A,Rn -> 10011nnn As you can see, by inclu 3 8 DE NPU Dec Dec De <u>10510</u>

Figure 7 - Detail of PC_WE

Part 1cii: AUX Write Enable

Though the write enable for the AUX is important to my instructions, the main point of it is to keep the auxiliary register from undating when the SETB_CLR_and SWAP instructions are ran. This is determined



Figure 8 - Detail of AUX_WE

Part 1ciii: ACC Write Enable

The ACC is a byte sized register that contains the result of the last instruction and is updated at the end results from the ALL. The only instructions that should not update the null in the of the execute cycl ACC are the two ju instruction which c than the instruction set, it w hould. ΛP The problem here instruction is block s. To rectify this, the fou DIECUTE IRD IR1 IR2 IR3 IR4 IR_5 -WENT IR_6 IR_7 INPUT > ACC_WE

inst17

Figure 9 - ACC_WE Note: Contains Logic for NOP



Figure 10 - Carry Write Enable

Part 1cv: Regis

The Register Ban the second nibbl decoder activate Though one of th thus no changes

÷	÷	÷	÷	÷	÷	·			÷	·	
ľ	Decode										
~	IF	3	~~~				~~~				

Figure 11 - Register-to-Aux Enable (REG_IN)

ecks for the presence of the first bit in rom the register bank. When this UX register for that instruction. er bank, it already follows this format,









Figure 13 - PC_ALU Two Byte Decoder

Part 2: NOP

The NOP function, or No Operation, is commonly used in C and ASM programming to create delays of known length or to enter a sleeping loop of low power consumption until an interrupt wakes it. This function is important, simple, and easy to implement, making it an easy choice for most microcontroller architectures. As the point of NOP is to do nothing but wait out a clock cycle, only edits in the enables were made. The two places of major concern were the PC_ALU and ACC Write Enable, as these were the places most likely to be impacted by an instruction. The PC_ALU was checked to ensure that if the NOP command was passed through, the PC would increment as usual. It was found that depending on if the ACC was empty or not the instruction would be passed through the PC_ALU differently. If the ACC was not empty, the instruction would be passed through during the decode cycle only and would have a regular increment. However, if the ACC was empty, it would be treated as a jump and move forward extra spaces. This was dismissed as a problem as the PC is not enabled during the Execute cycle for the NOP command as can be seen below.



Figure 14 - PC_WE

The ACC Write Enable was the final task in getting NOP to work correctly. To ensure that no data was lost or changed in be modified so it would not turn on during tell it when not to be on, this was a simple t dditional AND gate that detected the NOP instruction was acueu.

1	EXECUTE	
	(IRO	
	1110	
	0.004	
	IR1	\square
1		
	IR2	\square
•		
1	IR3	—
•	1184	
	0.00	
	IR_0	\square
•		
1	IR_6	\frown
	IR 7	
	Luch.	
÷		
•		
1		
÷		
1		
•		• • • • • •
1		
1		:::: []
1		
1		
÷		
1		
1		

Figure 15 - ACC_WE

Conclusion:

The WIMP51 is an excellent tool to show undergraduate students the inner workings of a digital device. On top of that, adding a new instruction is both a complicated yet rewarding task that forces one to think about the outcome of making a small change. The two commands added in this project, SUBB and NOP are both simple yet important in today's market, showing that simplicity can often be practical as well.

3/20/14 Page **18** of **20**

Appendix A: Modified Instruction Set

-4)

Appendix B: Sample Codes

Check MOV, JZ, SJMP:

MOV	A,#01	74	
		01	;A=1
JZ	STOP	60	;Ends program if A was not set
		09	
MOV	R0,A	F8	;R0=1
MOV	A,#05	74	
		05	;A=5
MOV	A,RO	E8	;A=R0=1
MOV	A,#00	74	
		00	;A=0
JZ	STOP	60	;Ends if A was set correctly
		01	
MOV	A,RO	E8	;A=R0=1 if JZ failed.
STOP: S	SJMP STOP	80	
		FE	;End
Check	Logic Operators:		
MOV	A.#0FF	74	
		FF	:A=FF
MOV	R1.A	F9	:R1=A=FF
MOV	, A.#01	74	,
	,	01	;A=01
ANL	A,R1	59	;A=01&FF=01
ORL	A,R1	49	;A=01&FF=FF
MOV	A,#01	74	<i>,</i>
	<i>.</i>	01	;A=01

				,
XRL	A,R1		69	;A=01^FF=FE
SWAP	А		C4	;A=EF
STOP:	SJMP	STOP	80	
			FE	;End

Check CLR/SETB:

SETB	С		D3	;Carry Light On
CLR	С		C3	;Carry Light Off
STOP:	SJMP	STOP	80	
			FE	;End

ADDC Check:

MOV	A,#02		74	
			02	;A=2
CLR	С		C3	;C=0
ADDC	A,#01		34	
			01	;A=2+1+0=3
MOV	R0,A		F8	;R0=A=3
SETB	С		D3	;C=1
ADDC	A,RO		38	;A=3+1+3=7
STOP:	SJMP	STOP	80	
			FE	;End

SUBB Check:

MOV	A,#06		-	74	
			(06	;A=6
CLR	С		(C3	;C=0;
SUBB	A,#01		9	94	
			(01	;A=6-1-0=5
MOV	R0,A		ſ	F8	;R0=A=5
SETB	С		[D3	;C=1
SUBB	A,R0		0	98	;A=5-5-1=-1
STOP:	SJMP	STOP	8	80	
			F	FE	;End

NOP Check:

MOV	A,#01		74	
			01	;A=01
NOP			00	;Checks for A=/=0 NOP
MOV	A,#00		74	;A=0
			00	
NOP			00	;Checks for A=0 NOP
STOP:	SJMP	STOP	80	
			FE	;END