

CpE 213: Digital Systems Design

Project 1: WIMP51 Modification

3/20/14

Table of Contents

Introduction	3
Part 1: SUBB	3
Part 1a: Add/Sub Structure	3
Part 1b: Handling the Carry Bit	6
Part 1c: Write Enables and Timing	8
Part 1ci: Program Counter Write Enable	9
Part 1cii: AUX Write Enable	10
Part 1ciii: ACC Write Enable	11
Part 1civ: Carry Write Enable	12
Part 1cv: Register Bank Input Enable	13
Part 1cvi: L_A_SEL	14
Part 1cvii: PC_ALU	15
Part 2: NOP	15
Conclusion:	17
Appendix A: Modified Instruction Set	18
Appendix B: Sample Codes	19
Check MOV, JZ, SJMP:	19
Check Logic Operators:	19
ADDC Check:	20
SUBB Check:	20
NOP Check:	20

Introduction:

The Weekend Instructional Microprocessor, or WIMP51 for short (51 being a reference to the popular 8051 line of 8 bit microcontrollers), was created for use in undergraduate environments to help introduce the concepts of computer organization. The original design was crafted in VHDL, a high-level programming language, which physically changes how hardware operates. The original design, however, was not made available to us, and had to be recreated. This was done using Quartus II Web Edition 9.1 sp2. Quartus, though capable of both VHDL and Verilog (another HDL), has a built in Block Editor that allows the same creative process as using VHDL but by drawing connections visually rather than typing them in. The processor was created with a restricted set of operations, all of which requiring 3 clock cycles maximum to complete. The goal of this project was to give students a better understanding of the inner workings of the WIMP51, as well as allowing them the ability to create new instructions for the Microcontroller. The instructions I have chosen to add are the subtraction instructions SUBB A,#D , SUBB A,Rn , and NOP.

Part 1: SUBB

The subtraction commands are a useful portion of any Microcontroller instruction set, allowing for new possibilities for creating counters and a more efficient way to perform subtraction. Binary subtraction in its most basic form is binary addition where one of the two numbers has been modified using the two's complement. Though the existing network of logic already takes in carry and adds them bit by bit (ADDC A,Rn), thus the major challenges in being able to switch between through untouched, ensuring that the instruction time.

Part 1a: Add/Sub Structure

A common control signal. When the control signal is high, the output of the input signal performs the addition. When the control signal is low, the output of the input signal performs the subtraction.




Figure 1 - Changes To Adder Structure (part 1)




Figure 2 - Changes to Adder Structure (part 2)

This solution fit well with the task at hand, so it was used as my implementation method. The control signal is generated using the Instruction code pulled in to the Arithmetic Logic Unit (ALU) and is decoded from it.



Figure 3 - Subtract Enable

This decoder takes the most significant nibble (half byte) which is specific to my subtraction instructions in our current outputs high, the control turns on the subtract control signal. If the subtract control signal is high, the ALU unit is to act as if the subtraction instruction is to be performed. If the subtract control signal is low, the ALU unit is to act as if the addition instruction is to be performed. The Subtract_Enable signal is generated in the ALU control logic using an AND gate.

with the output from the Carry Multiplexer as explained in the next section and passed to the XOR gates as a control signal.

Part 1b: Handling the Carry Bit

In general, binary subtraction is done by taking the two's complement of one of the inputs and adding it to the other. This is done by inverting the input and adding one. In logical devices, this is much more difficult to do than addition. The carry bit of the input is generally used to provide the one needed to maintain the integrity of the system. Instructions to maintain the integrity of the system are SETB C and CLR C, thus we need to handle the carry bit. The carry are needed. To handle the carry bit, we use the carry bit to be low be




Figure 4 - Detail of EN

As shown above, used as the switch of the multiplexer reset by the user' numbers and the high, a high signal


previous section is ed to the output t can be set or hed to add two onrol signal is the XOR gates

to perform an inversion. As shown in the above picture, a wire is bypassing the AND gate and connects directly to the output of the multiplexer. This wire connects to the carry in bit of the 8 bit ripple adder, again allowing for the ex

Another significant porti
itself. The instruction de
bank or register, and CY
one subtraction needed
difficult. To handle this c
the first adder. This seco
carry subtraction regard
main adder using the sul
instructions such as add
conditions for SUBB. The
logic and addition select

By definition, the carry fo
answer is positive. To ac
carry output. If the carry
the carry is passed throu
the second adder is outp

Finally, to handle the situ
subtraction, we created
is used as a control signa
via adder or hardware error will not impact the instruction.



truction
the code
le, as only
more
output of
perform the
with the
ic
e two
ch handle
et.

zero if the
pl the
therwise
her or not

e
cycle that
whether




Figure 5 - Carry Swap Select Changes. Added Carry_F.

Part 1c: Write Enables and Timing

The most difficult of this project was making sure that the WIMP51 did not activate a portion of hardware that was not meant to be used at that particular point in time. To do this, a chart was created for each subset of instructions and each write enable was listed for each portion of the clock cycle. Using this, it was clear which sections of the hardware I would need to modify. These portions were the Write Enable for the Program Counter (PC), the AUX Write Enable, the ACC Write Enable, the Carry Write Enable, and the Register Bank Input Enable.




Figure 6 - ENABLE Chart

Other structures that needed to be modified included the L_A_SEL block from the ALU and the portion of the Program Counter ALU that handled two byte instructions.

Part 1ci: Program Counter Write Enable

The Program Counter Write Enable handles the conditions in which the PC needs to update. Each

instruction is moved into the Instruction Register during the Fetch Cycle, and thus the PC increments to the next location at the PC_WE on for longer. This is the case for the SUBB instruction, which needs two cycles to perform the instruction. One of the subtraction operations is done with the PC open during the execution of the instruction through a 3-to-8 decoder, which decodes the most significant bit and the instruction type. For a byte instruction but not

the needed cycle. the and host wo

```
SUBB A,#D -> 10010100
SUBB A,Rn -> 10011nnn
```

As you can see, by inclu



Figure 7 - Detail of PC_WE

Part 1cii: AUX Write Enable

Though the write enable for the AUX is important to my instructions, the main point of it is to keep the auxiliary register from updating when the SETB, CLR, and SWAP instructions are ran. This is determined by passing the instructions I have added output



Figure 8 - Detail of AUX_WE

Part 1ciii: ACC Write Enable

The ACC is a byte sized register that contains the result of the last instruction and is updated at the end of the execute cycle to pull in the results from the ALU. The only instructions that should not update the ACC are the two jump instructions which are not in the instruction set, it will be added later. The problem here is that the jump instruction is blocked from the ALU. To rectify this, the four




Figure 9 - ACC_WE Note: Contains Logic for NOP

Part 1civ: Carry
The Carry Write
The SUBB instru
that creates the
four bits of the i
the AND gate w

gister.
OR gate
e top
h input of




Figure 10 - Carry Write Enable

Part 1cv: Regis

The Register Ban
the second nibbl
decoder activate
Though one of th
thus no changes

checks for the presence of the first bit in
rom the register bank. When this
UX register for that instruction.
er bank, it already follows this format,



Figure 11 - Register-to-Aux Enable (REG_IN)

Part 1cvi: L_A_SEL

The job of the L_A_SEL
arithmetic operation
into condition sign
different instructio
handles addition w
significant bits of n

operation or an
bits of the instruction
ves priority to
e section which
or the four most




Figure 12 - L_A_SEL Logic

Part 1cvii: PC_ALU

The PC ALU has
and also include
increment the P
the Execute cyc
the two byte AL
modifications w



Figure 13 - PC_ALU Two Byte Decoder

Part 2: NOP

The NOP function, or No Operation, is commonly used in C and ASM programming to create delays of known length or to enter a sleeping loop of low power consumption until an interrupt wakes it. This function is important, simple, and easy to implement, making it an easy choice for most microcontroller architectures. As the point of NOP is to do nothing but wait out a clock cycle, only edits in the enables were made. The two places of major concern were the PC_ALU and ACC Write Enable, as these were the places most likely to be impacted by an instruction. The PC_ALU was checked to ensure that if the NOP command was passed through, the PC would increment as usual. It was found that depending on if the ACC was empty or not the instruction would be passed through the PC_ALU differently. If the ACC was not empty, the instruction would be passed through during the decode cycle only and would have a regular increment. However, if the ACC was empty, it would be treated as a jump and move forward extra spaces. This was dismissed as a problem as the PC is not enabled during the Execute cycle for the NOP command as can be seen below.



Figure 14 - PC_WE

The ACC Write Enable was the final task in getting NOP to work correctly. To ensure that no data was lost or changed in to be modified so it would not turn on during tell it when not to be on, this was a simple additional AND gate that detected the NOP instruction was added.




Figure 15 - ACC_WE

Conclusion:

The WIMP51 is an excellent tool to show undergraduate students the inner workings of a digital device. On top of that, adding a new instruction is both a complicated yet rewarding task that forces one to think about the outcome of making a small change. The two commands added in this project, SUBB and NOP are both simple yet important in today's market, showing that simplicity can often be practical as well.

Appendix A: Modified Instruction Set

MOV	A,#D	01110100	dddddddd	A<=D
ADDC	A,#D	00110100	dddddddd	C,A<=A+D+C
MOV	Rn,A	11111nnn		Rn<=A
MOV	A,Rn	11101nnn		A<=Rn
ADDC	A,Rn	00111nnn		C,A<=A+Rn+C
ORL	A,Rn	01001nnn		A<=A Rn
ANL	A,Rn	01011nnn		A<=A & Rn
XRL	A,Rn	01101nnn		A<=A ^ Rn
SWAP	A	11000100		A<= A(3-0) SWAP A(7-4)
CLR	C	11000011		C<=0
SETB	C	11010011		C<=1
SJMP	REL	10000000	dddddddd	PC<=PC+REL+1
JZ	REL	01100000	dddddddd	PC<=PC+REL+1 if Z
SUBB	A,#D	10010100	dddddddd	A<=A-D-CY
SUBB	A,Rn	10011nnn		A<=A-Rn-CY
NOP	N/A	00000000		N/A

Appendix B: Sample Codes

Check MOV, JZ, SJMP:

```

MOV  A,#01          74
                        01 ;A=1
JZ   STOP          60 ;Ends program if A was not set
                        09
MOV  R0,A          F8 ;R0=1
MOV  A,#05          74
                        05 ;A=5
MOV  A,R0          E8 ;A=R0=1
MOV  A,#00          74
                        00 ;A=0
JZ   STOP          60 ;Ends if A was set correctly
                        01
MOV  A,R0          E8 ;A=R0=1 if JZ failed.
STOP: SJMP  STOP    80
                        FE ;End

```

Check Logic Operators:

```

MOV  A,#0FF        74
                        FF ;A=FF
MOV  R1,A          F9 ;R1=A=FF
MOV  A,#01          74
                        01 ;A=01
ANL  A,R1          59 ;A=01&FF=01
ORL  A,R1          49 ;A=01&FF=FF
MOV  A,#01          74
                        01 ;A=01
XRL  A,R1          69 ;A=01^FF=FE
SWAP A             C4 ;A=EF
STOP: SJMP  STOP    80
                        FE ;End

```

Check CLR/SETB:

```

SETB C             D3 ;Carry Light On
CLR  C             C3 ;Carry Light Off
STOP: SJMP  STOP    80
                        FE ;End

```

ADDC Check:

```
MOV  A,#02          74
                          02 ;A=2
CLR   C             C3 ;C=0
ADDC  A,#01        34
                          01 ;A=2+1+0=3
MOV   R0,A         F8 ;R0=A=3
SETB  C            D3 ;C=1
ADDC  A,R0         38 ;A=3+1+3=7
STOP: SJMP  STOP   80
                          FE ;End
```

SUBB Check:

```
MOV  A,#06          74
                          06 ;A=6
CLR   C             C3 ;C=0
SUBB  A,#01        94
                          01 ;A=6-1-0=5
MOV   R0,A         F8 ;R0=A=5
SETB  C            D3 ;C=1
SUBB  A,R0         98 ;A=5-5-1=-1
STOP: SJMP  STOP   80
                          FE ;End
```

NOP Check:

```
MOV  A,#01          74
                          01 ;A=01
NOP                          00 ;Checks for A/=0 NOP
MOV  A,#00          74 ;A=0
                          00
NOP                          00 ;Checks for A=0 NOP
STOP: SJMP  STOP   80
                          FE ;END
```