

LECTURE - 24

Ex

n JFET

$$I_{DSS} = 2\text{mA}$$

$$V_P = -3.5\text{V}$$

$I_D?$ $V_{DS(SAT)}$ FOR


$$V_{GS} = 0, \frac{V_P}{4}, \frac{V_P}{2}$$

SAT. REGION

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2 = 2\text{mA} \left(1 - \frac{V_{GS}}{-3.5}\right)^2$$


$$V_{DS(SAT)} = V_{GS} - V_P = V_{GS} - (-3.5)$$

V_{GS}	I_D	$V_{DS(SAT)}$
0	2mA	3.5V
$V_P/4$	1.13mA	2.63V
$V_P/2$	0.5mA	1.75V



Ex

BJT ACTIVE REGION OF ASSUMPTION



① $R_D = 1k\Omega$ GATE CONNECTED TO SOURCE

$\therefore V_{GS} = 0V$

REGION OF OPERATION??

→ ASSUME IN SATURATION!

$V_{GS} = 0 \Rightarrow I_D = I_{DSS} = \underline{\underline{10mA}}$

KVL D-S LOOP

$-V_{DS} + I_D(1k) + V_D = 0$

$V_D = V_{DS} = 20 - (10mA)(1k) = 10V$

$V_{DS(SAT)} = V_{GS} - V_p = 0 - (-4) = 4V$

$V_{DS} > V_{DS(SAT)}$
 $10V > 4V$

ASSUMPTION IS CORRECT
TRANSISTOR IS IN SAT.

②

$$R_D = 1.8k\Omega$$

ASSUME IN SAT. REGION

$$V_{GS} = 0 \Rightarrow I_D = I_{DSS} = 10mA$$

KVL D-S LOOP

$$V_{DS} = V_D = V_{DD} - (10mA)(1.8k\Omega) = \underline{\underline{2V}}$$

$$V_{DS(SAT)} = \underline{\underline{4V}}$$

SINCE

$$V_D = V_{DS} < V_{DS(SAT)} \therefore$$

TRANSISTOR

IS IN THE TRIODE REGION

$$I_D = I_{DSS} \left[2 \left(1 - \frac{V_{GS}}{V_P} \right) \left(\frac{V_{DS}}{-V_P} \right) - \left(\frac{V_{DS}}{V_P} \right)^2 \right]$$

$$= 10mA \left[2 \left(1 - \frac{0}{-4} \right) \left(\frac{V_{DS}}{4} \right) - \left(\frac{V_{DS}}{-4} \right)^2 \right]$$

$$I_D = 10mA \left[\frac{V_{DS}}{2} - \frac{V_{DS}^2}{16} \right] \dots \textcircled{1}$$

KVL D-S LOOP

$$V_{DS} = 20 - I_D(1.8K)$$

$$I_D = \frac{20 - V_{DS}}{1.8K} \dots \textcircled{2}$$

$$\frac{\textcircled{2} \text{ IN } \textcircled{1}}{20 - V_{DS}} = 10mA \left[\frac{V_{DS}}{2} - \frac{V_{DS}^2}{16} \right]$$

$$\frac{20 - V_{DS}}{1.8k} = 10\mu \left[\frac{V_{DS}}{2} - 10 \right]$$

$$\frac{1k}{16} V_{DS}^2 - 10V_{DS} + 20 = 0$$


$$V_{DS} = \frac{10 \pm \sqrt{100 - 90}}{2.25}$$

$$V_{DS} = 3.039, \quad \cancel{5.88V}$$

$$\therefore V_{DS} = 3.039V$$

$$I_D = \frac{20 - 3.039}{1.8k} = \underline{\underline{9.423mA}}$$

DESIGN



$I_{DSS} = 5 \mu A$
 $V_P = -4 V$

READ $I_D = 2 \mu A$
 $V_{DS} = 6 V$

ASSUME TR. IS IN SAT.

$$I_D = I_{DSS} \left[1 - \frac{V_{GS}}{V_P} \right]^2$$

$$2 \mu = 5 \mu \left[1 - \frac{V_{GS}}{-4} \right]^2$$

$$V_{GS} = -1.47 V$$

KVL LOOP A

$$V_{GS} + I_D R_S = 0$$

$$R_S = -\frac{V_{GS}}{I_D} = -\frac{-1.47}{2 \mu} = 0.735 k\Omega$$

KVL D-S LOOP → (B)

$$-V_{DD} + I_D R_D + V_{DS} + I_D R_S = 0$$


$$R_D = \frac{V_{DD} - V_{DS} - I_D R_S}{I_D} = \frac{10 - 6 - (2 \mu)(0.735 k)}{2 \mu}$$

$$= \underline{\underline{1.27 k\Omega}}$$

$$V_{DS(SAT)} = V_{GS} - V_P = -1.47 - (-4) = 2.53V$$

$V_{DS} = 6V > V_{DS(SAT)} \therefore TR. \text{ IS IN SAT.}$

COMMON SOURCE JFET CIRCUIT



KVL G-S LOOP

$$V_{GS} = -V_{GG} \quad [\text{NEGATIVE VALUE}]$$

SAT. REGION $V_{DS} > V_{DS}(\text{SAT})$

$$V_{DS}(\text{SAT}) = V_{GS} - V_P \quad [\text{POSITIVE VALUE}]$$

$$I_{DSS} = I_D$$

$$I_D = I_{DSS} \left[1 - \frac{V_{GS}}{V_P} \right]^2$$

KVL D-S LOOP


$$-V_{DD} + I_D R_D + V_{DS} = 0$$


$$V_{DS} = V_{DD} - I_D R_D$$

→ LOAD LINE EQUATION


INTERCEPTS

$$\begin{aligned} I_D = 0 & \quad V_{DS} = V_{DD} \\ V_{DS} = 0 & \quad I_D = \frac{V_{DD}}{R_D} \end{aligned}$$





P JFET



KVL G-S LOOP

$$-V_{GG} - V_{SG} = 0$$

$$V_{SG} = -V_{GG} \quad \text{[NEGATIVE VALUE]}$$

$$V_{GS} = V_{GG} \quad \text{[POSITIVE VALUE]}$$

ASSUME OP. IS IN SAT. REGION

$$I_D = I_{DSS} \left[1 - \frac{V_{GS}}{V_P} \right]^2$$

KVL D-S LOOP

$$V_{SD} + I_D R_D - V_{DD} = 0$$

$$V_{SD} = V_{DD} - I_D R_D$$


→ LL EQUATION

$$V_{SD(SAT)} = V_P - V_{GS}$$


$$\begin{array}{ll} I_D = 0 & V_{SD} = V_{DD} \\ V_{SD} = 0 & I_D = \frac{V_{DD}}{R_D} \end{array}$$



• POINT



SOURCE FOLLOWER CIRCUIT



$$V_{GG} + V_{GS} + I_D R_S = 0$$

$$V_{GS} = -V_{GG} - I_D R_S$$

[SHOULD BE NEGATIVE]

OPERATION IS IN SAT. REGION


$$I_D = I_{DSS} \left[1 - \frac{V_{GS}}{V_P} \right]^2$$

KVL D-S LOOP

$$V_{DS} = V_{DD} - I_D R_S$$

$$V_o = I_D R_S = I_{DSS} R_S \left[1 - \frac{V_{GS}}{V_P} \right]^2$$

SELF BIASING JFET CIRCUIT



SINCE NO SOURCE ON GATE SIDE

$$I_g = 0 \text{ A}$$

∴ KVL GS LOOP

$$V_{GS} + I_D R_S = 0$$

$$V_{GS} = -I_D R_S \quad (\text{NEGATIVE VALUE})$$


OP. IS IN SAT. REGION

$$I_D = I_{DSS} \left[1 - \frac{V_{GS}}{V_P} \right]^2$$

KVL D-S LOOP

$$V_{DS} = V_{DD} - I_D (R_D + R_S)$$

P-JFET



KVL G-S LOOP

$$I_D R_s + V_{sg} = 0$$

$$V_{sg} = -I_D R_s$$

$$V_{gs} = I_D R_s \quad \text{[POSITIVE VALUE]}$$

OP. IN SAT. REGION

$$I_D = I_{DSS} \left[1 - \frac{V_{gs}}{V_p} \right]^2$$

KVL D-S LOOP

$$V_{sd} = V_{DD} - I_D (R_D + R_s)$$