

LECTURE - 36




MOSFET

METAL OXIDE SEMICONDUCTOR FET


ADV. SMALL AREA →
VLSI IS POSSIBLE

USED FOR DIGITAL CIRCUITS

BASIC MOS CAPACITOR STRUCTURE





NEGATIVE
SPACE
CHARGE
REGION



ELECTRON
INVERSION
LAYER
(MINORITY
ELECTRONS)

SPACIAL
CHARGE
REGION




Friday, March 15, 2013
11:57 AM

ENHANCEMENT MODE → VOLTAGE MUST
BE APPLIED TO THE GATE TO CREATE
AN INVERSION LAYER

P-TYPE → POSITIVE GATE VOLTAGE
N-TYPE → NEGATIVE " "

N MOS n-CHANNEL ENHANCEMENT MODE MOSFET


NORMALLY OFF
DEVICE



* WITH NO BIAS, SOURCE AND DRAIN ARE ISOLATED BY P-REGION \therefore NO CONDUCTION

$$I = 0$$

IF A LARGE POSITIVE GATE VOLTAGE IS APPLIED AN ELECTRON INVERSION LAYER IS CREATED THAT CONNECTS n-SOURCE TO n-DRAIN \rightarrow TO CAUSE ELECTRON FLOW




ELECTRONS CARRY THE CURRENT \therefore n-CHANNEL
n-MOS


nMOS

THRESHOLD VOLTAGE

$$\text{nMOS } \underline{\underline{V_{TN}}}$$

* $\underline{\underline{V_{GS}}}$ NEEDED TO TURN-ON THE TRANSISTOR





AS V_{DS} IS INCREASED TO ~~THE~~ THE POINT $V_{GS} - V_{DS} = V_{TN}$ INDUCED INVERSION CHARGE DENSITY IS ZERO NEAR THE DRAIN

$$V_{GS} - V_{DS(SAT)} = V_{TN}$$

OR


nMOS

→

$$V_{DS(SAT)} = V_{GS} - V_{TN}$$

$$V_{TN} > 0$$

ENHANCEMENT MODE



nMOS
NON SATURATION / LINEAR ← TRIODE REGION $V_{TN} > 0$

$$I_D = k_n \left[2 (V_{GS} - V_{TN}) V_{DS} - V_{DS}^2 \right]$$

SAT. REGION

$$I_D = k_n \left[V_{GS} - V_{TN} \right]^2$$

$V_{TN} > 0$

$k_n \rightarrow$ CONDUCTION PARAMETER

$$I_D = I_{DS}$$

$$V_{DS(SAT)} = V_{GS} - V_{TN}$$