|
|
|
|
|
|
|
|
|
Individuals, who have solid experience in FPGA (preferably with Altera's FPGAs) implementation with VHDL/Verilog and DSP builder, or have conducted research in channel coding such as LDPC codes or turbo codes, channel estimation and equalization, linear precoding, sphere decoding and/or iterative detection, will be given higher priority for considerations.