- make is a program that can be used to create files (such as executables).
- It can detect what has changed between builds and only rebuild what is necessary.
- ► Makefiles are very common in large C and C++ projects.
- ► They can also be used to store project-related commands.

Your First Makefile: makefile-1

program:

g++ *.cpp -o program

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 三臣 - のへで

Dependencies: makefile-2

program: main.cpp funcs.h funcs.cpp

g++ *.cpp -o program

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 三臣 - のへで

Multiple Targets: makefile-3

```
program: main.o funcs.o
    g++ main.o funcs.o -o program
main.o: main.cpp funcs.h
    g++ -c main.cpp
funcs.o: funcs.cpp funcs.h
    g++ -c funcs.cpp
```

◆□▶ ◆□▶ ◆三▶ ◆三▶ ○三 のへで

Phony Targets: makefile-4

```
.PHONY: clean
program: main.o funcs.o
        g++ main.o funcs.o -o program
# %< --- SNIP --- >%
# - means "ignore errors from"
# @ means "don't print command"
clean:
        -@rm -f program
        -Qrm -f *.o
```

◆□ > ◆□ > ◆豆 > ◆豆 > ̄豆 = のへで

Variables

- var=value sets values.
- \${var} uses the value of the variable.

▲□▶ ▲圖▶ ▲臣▶ ★臣▶ ―臣 …の�?

Variables

- var=value sets values.
- \${var} uses the value of the variable.
- var=\$(wildcard *.cpp) puts the name of every file ending in .cpp in var.
- foo=\$(var:%.cpp=%.o) substitutes .o for .cpp in all the files in var.

▲□▶ ▲□▶ ▲□▶ ▲□▶ ▲□ ● ● ●

Variables

- var=value sets values.
- \${var} uses the value of the variable.
- var=\$(wildcard *.cpp) puts the name of every file ending in .cpp in var.
- foo=\$(var:%.cpp=%.o) substitutes .o for .cpp in all the files in var.
- target: var=thing assigns thing to var when building target and its dependencies.

・ロト ・ 日 ・ ・ 日 ・ ・ 日 ・ ・ つ へ ()

Variables: makefile-5

```
CFLAGS = -Wall --pedantic-errors -O2
program: main.o funcs.o
        g++ ${CFLAGS} main.o funcs.o -o program
.PHONY:debug
debug: CFLAGS = -g -Wall --pedantic-errors
debug: program
main.o: main.cpp funcs.h
        g++ ${CFLAGS} -c main.cpp
funcs.o: funcs.cpp funcs.h
        g++ ${CFLAGS} -c funcs.cpp
```

・ロト ・ 日 ・ ・ 日 ・ ・ 日 ・ ・ 日 ・ ・ の へ や ・

Patterns

- You can make pattern targets that describe how to build more than one file.
- As with substitution, you use % for the variable part of the target name.
- For example: %.o: %.cpp describes how to build any .o
 file from its matching .cpp file.

・ロト ・ 日 ・ ・ 日 ・ ・ 日 ・ ・ つ へ ()

Patterns

- You can make pattern targets that describe how to build more than one file.
- As with substitution, you use % for the variable part of the target name.
- For example: %.o: %.cpp describes how to build any .o file from its matching .cpp file.

ション ふゆ く 山 マ チャット しょうくしゃ

- \$@ holds the name of the target.
- \$< holds the name of the first dependency.</p>
- \$^ holds the names of all the dependencies.
- Automatic Variables

```
Patterns: makefile-6
```

```
SOURCES = $(wildcard *.cpp)
HEADERS = $(wildcard *.h)
OBJECTS = $(SOURCES:%.cpp=%.o)
CPP = g++
CFLAGS = -Wall --pedantic-errors -O2
program: ${OBJECTS}
        ${CPP} ${CFLAGS} ${OBJECTS} -o program
%.o: %.cpp ${HEADERS}
        ${CPP} ${CFLAGS} -c $<
.PHONY: clean
clean:
        -@rm -f program
        -@rm -f ${OBJECTS}
```

◆□▶
◆□▶
●●
●●

Miscellany

Command-Line Options:

- make -j3 runs up to 3 jobs in parallel
- ▶ make -B makes targets even if they seem up-to-date.

▲□▶ ▲圖▶ ▲臣▶ ★臣▶ ―臣 …の�?

Miscellany

Command-Line Options:

- make -j3 runs up to 3 jobs in parallel
- make -B makes targets even if they seem up-to-date.

Related programs:

- makedepend is a command for auto-generating dependencies in C and C++ projects.
- CMake can generate Makefiles and various IDE configurations for projects.

・ロト ・ 日 ・ ・ 日 ・ ・ 日 ・ ・ つ へ ()