# BCD Arithmetic 

# Implementing the Decimal Adjust Command in WIMP51 <br> CpE-213 Sp 2014 Project 1 

## 3/17/2014


#### Abstract

The 8051 Microcontroller "decimal adjust" (DA) command was to be implemented for WIMP51. This function was to be programmed so that it could be called by the standard 8051 instruction byte. Moreover, the successful implementation would leave all other functionality of the processor unaffected.


Table of Contents
2 Introduction
2 Description of Work
6 Conclusion
7 Appendix A—Test Program

## Introduction

The 8051 microcontroller has several functions not available in the WIMP51. One such function is "decimal adjust", which converts single byte hexadecimal numbers to binarycoded decimal (BCD) and allows for decimal arithmetic to be performed on what are in fact binary numbers. The assembly level command for 8051's decimal adjust is DA; and the machine code is D4H. For convenience, the 8051 instruction was retained in the WIMP51 implementation.

## Description of Work

The majoritv of modifications to the WIMP51 affected onlv the arithmetic logic unit (ALU).

| The solf <br> of the in <br> SETB, s <br> taken to <br> the extr |  |
| :--- | :--- |
| The alg <br> checked <br> nibble ( <br> to that r <br> carry bi |  |
| The mai <br> the auxi <br> aux regi <br> two inp <br> to grour <br> pattern: <br> designe | least significant two bits <br> conflicts between DA and <br> ur bits. (Time was not |
| during troubleshooting, |  |
| rces of malfunction.) |  |

And inputs S_1 corresponding to the MSN and the LSN of the auxiliary register were made to be ' 1 ' whenever the carry bit and the auxiliary carry bit were ' 1 ', respectively.

With this configuration, the following five outputs were possible:
Figure 1-BCD MUX Inputs and Outputs


The logic circuit designed to control the $S \_0$ inputs was simply an eight-input AND gate with four NOT gates complimenting the values of $\mathrm{IR}_{5}, \mathrm{IR}_{3}, \mathrm{IR}_{1}$ and $\mathrm{IR}_{0}$, as shown in Figure 2, below. Thus the state of $S \_0$ was ' 1 ' only for the $D 4 \mathrm{H}$ instruction, as mentioned before.


Figure 2—DA Instruction Decoding
The auxiliary carry used to control the state of the $S$ 1's in the LSN did not already exist in the WIMP51 done simply adder, as sh latched duri that was alr the state of
ed. This was er in the ripple would be p-flop circuit In both cases, ed from the IR.


Figure 3-Auxiliary Carry


Figure 4-Latching of AC Bit
Two additional modifications were found to be necessary before DA would function properly. First, the MS ) had to be added as a condition for accumulator writecarry bit being held in carry-in during the DA adding 0110 to the MS then 0111 would be ac the 2:1 MUX inserted i $\qquad$ (see Figure 5). And second, the blocked from the ripple adder ause one of the conditions for DA to the adder carry-in in this case, 7 ' instead of ' 6 '. Figure 6 shows fk it during DA.


Figure 5—LA Select


## Figure 6-Block Carry-in for DA

Finally, the DA instruction, as well as the entire standard WIMP51 instruction set, was tested to ensure that everything was working properly. The test code used can be found in Appendix A. Lines $00-1 B$ of this program demonstrate the functionality of the DA instruction, and line 1B-38 make us of all of the other instructions.

## Conclusion

As mentioned above, the problem seemed simple enough-the problem of how to implement BCD arithmetic in WIMP51. Still, some trial and error proved necessary before a fully functioning solution was found. However, such unforeseen difficulties cannot help but further the learning process.

## Appendix A-Test Program

| Code |  |  | Accumulator | Notes |
| :---: | :---: | :---: | :---: | :---: |
| 00 | CLR C | C3H | OOH |  |
| 01 | MOV A, \#OOH | 74H | OOH |  |
| 02 |  | 00H | OOH |  |
| 03 | ADDC A, \#0AH | 34H | OOH |  |
| 04 |  | OAH | OOH |  |
| 05 | DA A | D4H | 0AH | LSN>9 |
| 06 | ADDC A, \#FOH | 34H | 10H |  |
| 07 |  | FOH | 10 H |  |
| 08 | DA A | D4H | OOH | $\mathrm{C}=1$ |
| 09 | CLR C | C3H | 60H |  |
| 0A | ADDC A, \#60 | 34 H | 60 H |  |
| OB |  | 60H | 60H |  |
| OC | DA A | D4H | COH | MSN>9 |
| OD | CLR C | C3H | 20 H |  |
| OE | SWAP A | C4H | 20H |  |
| OF | ADDC A, \#0F | 34H | 02H |  |
| 10 |  | OFH | 02H |  |
| 11 | DA A | D4H | 11H | AC=1 |
| 12 | CLR C | C3H | 17H |  |
| 13 | ADDC A, \#FB | 34H | 17H |  |
| 14 |  | FBH | 17H |  |
| 15 | DA A | D4H | 12 H | $\mathrm{C}=\mathrm{AC}=1$ |
| 16 | CLR C | C3H | 78H |  |
| 17 | ADDC A, \#44 | 34H | 78H |  |
| 18 |  | 44H | 78H |  |
| 19 | DA A | D4H | BCH | MSN, LSN>9 |
| 1A | CLR C | C3H | 22H |  |
| 1B | DA A | D4H | 22H | MSN, LSN $<9, \mathrm{C}=\mathrm{AC}=0$ |
| 1 C | MOV A, \#05H | 74H | 22H |  |
| 1D |  | 05H | 22H |  |
| 1E | ADDC A, \#07H | 34H | 05H |  |
| 1 F |  | 07H | 05H |  |
| 20 | MOV R7, A | FFH | 0 CH |  |
| 21 | ADDC A, R7 | 3 FH | 0 CH |  |
| 22 | SWAP A | C4H | 18H |  |
| 23 | MOV A, R7 | EFH | 81H |  |
| 24 | XRL A, R7 | 6 FH | 0 CH |  |
| 25 | ORL A, R7 | 4FH | OOH |  |
| 26 | SWAP A | C4H | 0 CH |  |
| 27 | ADDC A, R7 | 3FH | COH |  |
| 28 | ANL A, R7 | 5FH | CCH |  |
| 29 | SETB C | D3H | 0 CH |  |
| 2A | CLR C | C3H | 0 CH |  |


| 2B |  | MOV A, \#04H | 74 H | 0 CH |
| :--- | :--- | :--- | :--- | :--- |
| C2 |  |  | 04 H | 0 CH |
| 2D | X: | CLR C | C3H | 04 H |
| 2E |  | ADDC A, \#FFH | 34 H | 04 H |
| 2 F |  |  | FFH | 04 H |
| 30 |  | JZ Y | 60 H | $03 \mathrm{H}, 02 \mathrm{H}, 01 \mathrm{H}, 00 \mathrm{H}$ |
| 31 |  |  | 02 H |  |
| 32 |  | SJMP X | 80 H |  |
| 33 |  |  | F9H |  |
| 34 | Y: | SETB C | D3H | 00 H |
| 35 |  | ADDC A, \#02H | 34 H | 00 H |
| 36 |  |  | 02 H | 00 H |
| 37 | Z: | SJMP Z | 80 H | 03 H |
| 38 |  |  | FEH | 03 H |

