

#### **Project 6: Oscillator Circuits**

The purpose of this experiment was to design two oscillator circuits: a Wien-Bridge oscillator at 3 kHz oscillation and a Hartley Oscillator using a BJT at 5 kHz oscillation.

The first oscillator designed was a Wien-Bridge oscillator (Figure 1). Before designing the circuit, some background information was collected. An input signal sent to the non-inverting terminal with a parallel and series RC configuration as well as two resistors connected in inverting circuit types to achieve gain. The circuit works because the RC network is connected to the positive feedback part of the amplifier, and has a zero phase shift at a frequency. At the oscillation frequency, the voltages applied to both the inputs will be in phase, which causes the positive and negative feedback to cancel out. This causes the signal to oscillate.



Figure 2: Wien-Bridge Oscillator built in PSPICE



#### Figure 3: Simulation of circuit



## Figure 4: Oscillation of circuit at 3.08 kHz

The other oscillator was a Hartley BJT oscillator with an oscillating frequency of 5 kHz (Figure 5). It uses an LC circuit combined with a transistor for feedback. When the tank circuit (LC circuit) is working, the

	EE 254	
	Project 6	
	12/6/13	
capac	th as the	
capac	oscillation,	
which	nt to be close	
to the	et the	
neces	hase shift in the	e
feedb	irrents.	
То са	used. The	
capac	.02mH, and L2	
was c	nulating, the	
time	econds to the	
calcul	approximately	y
	A	

5kHz, but probably a little higher.





Figure 6: simulated Hartley oscillator circuit





# Figure 7: simulated output voltage with correct frequency





Figure 8: output voltage at 200 Ohms





## Conclusion

After doing this experiment, the Wien Bridge oscillator was designed correctly, by using an RC network of parallel and series combinations in the non-inverting terminal of an op-amp, and positive feedback in the inverting terminal. The circuit worked as expected; by lowering the value of the resistor R2, the frequency was reduced to 3.08 kHz. The Hartley oscillator also worked; by using an LC circuit combined with positive feedback from a transistor with an emitter resistor for stability. The emitter resistor had to be lowered to get a value of 5.1 kHz, which was still higher than the design frequency of 5 kHz. The only other parameters that could be lowered would be the two inductors or the capacitor, which changes the design parameters.



EE 254 Project 6 12/6/13

